wagey.ggwagey.ggv1.0-e93b95d-4-May
Browse Tech JobsCompaniesFeaturesPricingFAQs
Log InGet Started Free
Jobs/Graphic Designer Role/Morse Micro - Senior Frontend PHY IC Design Engineer (DSP focus)
Morse Micro

Morse Micro - Senior Frontend PHY IC Design Engineer (DSP focus)

Remote - Morse Micro HQ - Surry Hills, AUS - Asia-Pacific *+ Equity3w ago
RemoteSeniorAPACSemiconductorsGraphic DesignerLinuxPythonShellScalaVerilog

Upload My Resume

Drop here or click to browse · Tap to choose · PDF, DOCX, DOC, RTF, TXT

Apply in One Click
Apply in One Click

Requirements

• BSc/MSc/Phd in Electrical / Electronics / Communication Engineering or Computer Science • 3+ years experience as a PHY IC Design Engineer • Solid understanding of digital signal processing (DSP) , with emphasis on HW implementation • Proven experience developing multiple DSP blocks of  in complex SoCs • An understanding of the IEEE 802.11 PHY layer and familiarity with 802.11ah • A deep understanding of digital design fundamentals including low power and multi-clock-domain design • Hands-on experience with the Cadence or Synopsys simulation suite • Hands-on experience with Linux development environment staples such as make, shell scripts and Python • Excellent verbal and written communication skills • Proven to work constructively within your team and among other groups • Strong analytical and problem-solving skills • A determination to deliver even when subject to time pressures • A hands-on, practical attitude • Bonus skills (these will make you stand out in your application): • Proven experience performing phy bring up, debug and performance measurement on silicon in the lab • A good understanding of embedded processors, familiarity with RISC-V is a plus • A solid understanding of mixed signal ASIC design and simulation • Experience using the git revision control tool • Experience with development and debugging of digital designs from RTL design through

Responsibilities

• 802.11ah PHY development in Scala (Chisel), System Veriliog and C • Functional verification of 802.11ah PHY in RTL simulators, SDF-annotated gate level simulators and AMS simulators using SystemVerilog, Verilog-A, Matlab, C and Python • Work closely with the Systems team to achieve the best performance • Work closely with the Analog & RF to define and improve radio interface • Work closely with the Firmware team to develop embedded PHY firmware • Assist with bring-up of silicon in the lab & debug PHY performance • Provide overall technical expertise and brilliance

Benefits

• Competitive salary + excellent stock option package • Performance Bonus opportunity • Income protection Insurance • Healthy work environment with sit/stand desks and large screens • Lots of snacks & drinks, including barista coffee, Friday team lunches & some of the world’s best beers • Flexible working hours • Work from home policy

Get Started Free

No credit card. Takes 10 seconds.

Privacy·Terms··Contact·FAQ·Wagey on X