K2 Space - Senior RFIC Layout Designer
Upload My Resume
Drop here or click to browse · Tap to choose · PDF, DOCX, DOC, RTF, TXT
Requirements
• 5+ years of RF/analog/mixed-signal layout experience. • Extensive hands-on experience with advanced FinFET process technologies (≤16nm preferred). • Proven track record of top-level SoC layout integration and successful silicon tapeouts. • Experience collaborating with distributed teams, including collaborating with external layout vendors. • Deep understanding of RF and analog layout techniques and device physics, including high-frequency effects, parasitics, and isolation strategies. • Extensive hands-on experience with power planning and full-chip physical architecture. • Strong proficiency with industry-standard tools. • Experience with high-frequency RF systems for wireless or satellite communications. • Experience working on large mixed-signal SoCs with significant digital content. • Exposure to reliability requirements for space or high-reliability applications. • Experience developing methodologies in a high-growth environment.
Responsibilities
• Execute high-quality layout for RF, analog, and mixed-signal blocks in advanced FinFET nodes (e.g., LNA, RF amplifiers, mixers, PLL, LO generation, ADC/DAC, baseband filters, bandgap/bias/LDO) • Contribute to top-level layout integration, including block placement, routing, power planning, and floorplanning. • Contribute to layout strategies to meet performance, area, power, reliability, and manufacturability targets. • Ensure robust implementation of matching and symmetry for sensitive RF/analog structures, and high-frequency routing and parasitic control. • Ensure robust implementation of EM/IR, ESD, latch-up, and reliability considerations • Collaborate closely with RF/analog designers, digital implementation teams, package/PCB engineers, and CAD to ensure seamless integration. • Participate in establishing review processes (layout reviews, signoff checks, and quality metrics) to ensure first-pass silicon success. • Drive full-chip physical signoff, including DRC/LVS/ERC closure, EM/IR and reliability verification. • Own tapeout readiness and interface with foundry and EDA partners as needed.
Benefits
• Base salary range for this role is $120,000 – $180,000 + equity in the company • Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level • Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks • If you don’t meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non-traditional career twists and turns are encouraged! • If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know. • Export Compliance • Export Compliance • As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.” • The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license. • Equal Opportunity • Equal Opportunity
Similar Jobs
No credit card. Takes 10 seconds.