olix - Senior/Staff Design for Test Engineer

Austin, Texas, United States$321k - $321k+ Equity1mo ago

In Office Staff EMEA Semiconductors Manufacturing Web Designer UX Designer Python VHDL Verilog

Requirements

• 7+ years of hands‑on DFT architecture, implementation, and verification for high‑performance ASICs or SoCs, including ownership of at least one product with comprehensive DFT coverage. • Proven success implementing and verifying advanced DFT features (e.g., Scan/ATPG, Boundary Scan, Memory BIST/Repair) on multi‑hundred‑MHz to multi‑GHz clock domains. • Expertise with industry‑standard EDA flows: Scan insertion, ATPG, pattern simulation (gate-level), fault modeling, and diagnosis tools. • Demonstrated proficiency with DFT flows: compression techniques, EDT, JTAG/IEEE 1149.1/1687, and managing large pattern sets. • Proficiency using Python/Tcl scripting for DFT flow automation, pattern generation/management, and silicon debug/bring-up. • Solid grounding in semiconductor device physics, fault models (stuck-at, transition, bridging), and yield enhancement strategies. • Excellent communication and cross‑functional collaboration abilities; thrives in a fast‑moving, ambiguous environment. • Tape‑out experience at 22 nm or below. • Knowledge of high-speed SerDes or HBM/DDR DFT challenges. • Familiarity with AI/ML workloads or systolic arrays and their implications for DFT. • Contributions to open‑source DFT tools or verification frameworks.

Responsibilities

• Architect, own, and implement the comprehensive Design-for-Test (DFT) strategy for complex high-throughput digital pipelines in advanced CMOS nodes, ensuring high test coverage and efficient test execution. • Lead the integration and verification of all DFT features, including Scan, JTAG, Boundary Scan, and Memory BIST, ensuring adherence to industrial standards and sign-off criteria. • Partner with the test engineering team to develop, validate, and optimize ATE-compatible test patterns (stuck-at, transition, bridging, etc.) to achieve aggressive fault coverage and maximise manufacturing yield. • Drive RTL development (SystemVerilog / Verilog / VHDL) with a focus on DFT architecture, including synthesis constraints for test structures, and collaborate on formal and constrained-random verification of DFT logic. • Analyse and minimise the DFT impact on power, performance, and area (PPA), implementing innovative techniques for efficient test access and execution. • Collaborate with mixed-signal and software teams to define and optimise DFT interfaces, test modes, and firmware abstractions for test control and diagnosis. • Mentor junior engineers, lead DFT design reviews, and champion best-practice methodologies for testability and debug across the ASIC development lifecycle.

Benefits

• Competitive Salary: Commensurate with your experience, skills, and location • Equity & Ownership: Meaningful stock options. You’re not just joining the mission; you’re owning a piece of it • Proximity Bonus: We value your time. To minimise your commute and maximise your life, we offer an annual Living-Local Bonus if your residence is within 20 minutes of the office • Retirement Benefits: Employer-contributed retirement plans to help you build long-term financial security. • Due to U.S. export control regulations, candidates’ eligibility to work at OLIX depends on their most recent citizenship or permanent residency status. We are generally unable to consider applicants whose most recent citizenship or permanent residence is in certain restricted countries (currently including Iran, North Korea, Syria, Cuba, Russia, Belarus, China, Hong Kong, Macau, and Venezuela). Applicants who have subsequently obtained citizenship or permanent residency in another country not subject to these restrictions may still be eligible.