wagey.ggwagey.gg
26,992  jobs26,992  jobs
Browse Tech JobsCompaniesFeaturesPricingFAQs
Log InGet Started Free
Jobs(26,992)/UX Designer Role(129)/fractile (15) - Senior/Principal Physical Design Engineer
Pro members applied to this job 36 hours before you saw itGet Pro ›
fractile

fractile - Senior/Principal Physical Design Engineer

London - JJ Mack+ Equity2d ago
In OfficePrincipalEMEASemiconductorsUX DesignerGraphic DesignerPerlPython

Requirements

• Bachelor’ Master’s or PhD in Electrical Engineering, Computer Engineering, or a related field. • 8+ years of experience in physical design for advanced technology nodes (e.g., 7nm, 5nm, or below). • Strong proficiency in EDA tools for place & route, STA, and sign-off. • Solid understanding of CMOS technology, semiconductor physics, and process limitations. • Experience with low-power design methodologies, power optimisation techniques, and multi-power domain architectures. • Expertise in timing closure, signal integrity, IR drop analysis, and formal verification. • Proficiency in scripting languages like TCL, Perl, or Python for automation. • Excellent problem-solving skills, communication, and teamwork in a collaborative design environment. • Experience in high-performance computing (HPC), AI accelerators, or networking chips. • Experience or strong interest in leveraging advanced AI tools and models within engineering workflow

Responsibilities

• Drive the physical implementation of ASIC/SoC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and sign-off, with potential responsibility for full-chip execution. • Work on synthesis, timing analysis (STA), and optimisation to achieve the best PPA metrics. • Perform power planning and analysis, addressing IR drop, electromigration, and low-power design techniques. • Ensure design rule check (DRC), layout vs. schematic (LVS), and other physical verification compliance. • Collaborate with DFT engineers to integrate design-for-test (DFT) structures into the physical implementation. • Develop flows in EDA tools such as Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre, and others. • Interface with foundries and process engineers to ensure manufacturability and yield optimisation. • Work closely with RTL and architecture teams to drive design feasibility, constraints, and physical-aware RTL design. • Work with advanced AI tools and models to improve productivity, analysis, and design quality.

Benefits

• Competitive salary: A competitive salary reflective of your experience and the specialist nature of the role. • Equity & Ownership: meaningful equity so everyone shares in the value creation • Benefits: Private Medical, Dental and Vision, Contributory Pension, 25 Days holiday plus bank holidays and Life/Critical Illness Insurance. • Diverse & fun office: we believe the hardest problems get solved by the broadest range of minds. We are committed to Equal Employment Opportunity through attracting and retaining a diverse team and building an inclusive environment. • Fractile is seeking to increase the clock speed of global progress, one chip at a time. We’ve recently raised $220M from investors including Founders Fund and Accel and our most important work lies ahead. Join us! • Export controls • Our work involves technologies subject to UK, US and other international export control regulations. Certain roles may require additional eligibility checks to ensure compliance with applicable law. We'll be transparent about this throughout the hiring process.

Apply in one click

Upload My Resume

Drop here or click to browse · Tap to choose · PDF, DOCX, DOC, RTF, TXT

Apply in One Click
Apply in One Click

Similar roles

Delos Data IncDelos Data Inc - Physical Design Engineer3w ago
·Remote - Palo Alto, California, United States·$180k - $260k/year + Equity
RemoteNAStaffSemiconductorsGraphic DesignerPerlPython
Astera LabsAstera Labs - Principal Physical Design Engineer1w ago
·Singapore
In OfficeAPACPrincipalSemiconductorsUtilitiesUX DesignerArt DirectorPythonPerl
Astera LabsAstera Labs - Teach Lead Physical Design Engineer1w ago
·Singapore
In OfficeAPACStaffSemiconductorsUtilitiesGraphic DesignerInstructional DesignerPythonPerl
Axelera AIAxelera AI - Logical Design Engineer9mo ago
·Remote - Netherlands·$175k - $240k/year + Equity
RemoteEMEASeniorSemiconductorsArtificial IntelligenceUX DesignerGraphic DesignerVisual DesignerBackend EngineerBlockchain DeveloperPythonShellVerilogFull StackSQL
Augrade IncAugrade Inc - Forward Deployed Engineer (Design + BIM)3w ago
·San Francisco, California, United States·$150k - $200k/year + Equity
In OfficeNAStaffSemiconductorsManufacturingGraphic DesignerDocumentationPython
Ambiq Micro, Inc.Ambiq Micro, Inc. - AI-Assisted Memory Design Intern3w ago
·Singapore
In OfficeAPACInternArtificial IntelligenceSemiconductorsUX DesignerInstructional DesignerPython
olixolix - Senior/Staff Design for Test Engineer4mo ago
·Austin, Texas, United States·$321k - $321k/year + Equity
In OfficeEMEAStaffSemiconductorsManufacturingWeb DesignerUX DesignerPythonVHDLVerilog
GraphcoreGraphcore - Silicon Physical Design Engineer9mo ago
·Bristol, UK; Cambridge, UK
In OfficeEMEASemiconductorsUX DesignerProduct DesignerPythonTeam ManagementProject PlanningWorkable
GraphcoreGraphcore - Staff/Principal Logical Design Engineer3mo ago
·Bristol, UK; Cambridge, UK
In OfficeEMEAPrincipalSemiconductorsGraphic DesignerProduct DesignerDigital DesignerVisual DesignerPythonVHDLProject PlanningDocumentation

Browse more by category

Show 129 moreUX DesignerShow 112 moreGraphic DesignerShow 26 morePerlShow 4,441 morePython
Privacy·Terms··Contact·FAQ·Wagey on X